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Abstract— Statistical characterization of CMOS transistor
variability phenomena in modern nanometer technologies is key
for accurate end-of-life prediction. This paper presents a novel
CMOS transistor array chip to statistically characterize the
effects of several critical variability sources, such as time-zero
variability (TZV), random telegraph noise (RTN), bias tempera-
ture instability (BTI), and hot-carrier injection (HCI). The chip
integrates 3136 MOS transistors of both pMOS and nMOS types,
with eight different sizes. The implemented architecture provides
the chip with a high level of versatility, allowing all required tests
and attaining the level of accuracy that the characterization of
the above-mentioned variability effects requires. Another very
important feature of the array is the capability of performing
massively parallel aging testing, thus significantly cutting down
the time for statistical characterization. The chip has been
fabricated in a 1.2-V, 65-nm CMOS technology with a total chip
area of 1800 × 1800 µm2.
Index Terms— Aging, bias temperature instability (BTI),
CMOS, degradation, hot carrier injection (HCI), negative
BTI (NBTI), positive BTI (PBTI), random telegraph noise (RTN),
reliability, statistical characterization, variability.
I. INTRODUCTION
RELIABILITY has become a serious concern to analogand digital circuit designers in modern nanometer scale
CMOS technologies. Shifts of key parameters, like threshold
voltage (Vth) and effective mobility (µeff), at the fabrication
process, as well as their progressive variation over the years,
are major culprits behind fatal performance deviations in
digital and analog integrated circuits [1], [2].
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One possible way to classify the sources of variability
considers whether the variation is dependent on the fab-
rication process, or dependent on time. Accordingly, they
can be classified into time-zero variability (TZV) and time-
dependent variability (TDV), which may occur simultaneously.
TZV, typically known as spatial or process variability, is a
well-known variability source that consists of a constant,
either random or systematic, permanent shift of some device
parameters (and, thus, a permanent deviation of the nominal
circuit performance). This is due to imperfections during the
fabrication process, causing effects that worsen with technol-
ogy scaling such as random dopant fluctuations, line edge
roughness, or gradient effects [3], [4]. TDV, on the other hand,
includes transient effects, like random telegraph noise (RTN),
and aging effects, like hot-carrier injection (HCI) [5], [6]
and both types of bias temperature instability (BTI) [7], [8]:
negative BTI (NBTI) and positive BTI (PBTI).
The RTN phenomenon in MOSFETs causes random fluc-
tuations between two or more drain current levels due to
the stochastic charge/discharge of oxide and interface traps.
RTN effects alter normal circuit operation, leading to circuit
performance degradation or performance failure, e.g., failure
of SRAM cells or jitter in ring oscillators [9], [10]. On the
other hand, BTI and HCI result in a gradual shift of transistor
parameters over time, e.g., an increase in the absolute value of
the threshold voltage (Vth) or a decrease of the effective mobil-
ity (µeff), and the magnitude of these variations is strongly
related to the device biasing and temperature conditions [11].
Aging, due to BTI and HCI phenomena, has thus become a
major concern for long-term circuit functionality.
Providing an accurate and trustworthy characterization of all
these TZV and TDV effects in modern CMOS technologies
has, therefore, become a key step in the path toward attaining
truly reliable integrated circuits (ICs). Since it is not practical
to characterize transistors over years, the typical aging char-
acterization procedure uses accelerated aging tests, in which
temperature and/or the drain voltage and/or the gate voltage
are raised above their nominal values over a much shorter
period of time, i.e., the stress time (ST). These high voltages
and temperatures are referred to as stress conditions. For
instance, elevated voltages are applied to the devices during
several periods of stress (whose duration typically increases
exponentially and ranges from seconds to hours), followed by
current measurement at low voltages to evaluate the impact of
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the stress on the device performances. This testing procedure
is usually known as stress-measurement (SM) cycle [12]
and allows extracting the main parameters of the transistors
and comparing them with their pre-stress values, to compute
their shifts. During the measurement phase, in some cases,
i.e., BTI, the electrical parameters, e.g., the threshold voltage,
of the stressed devices start recovering toward their origi-
nal values immediately after the removal of the stress [13].
Therefore, accurate timing must be imposed in order to get
reliable results. Physical models allow extrapolating the results
obtained under accelerated test conditions to normal operation
conditions [14].
It is worth emphasizing that, independently of dealing
with TZV or TDV, and due to the stochastic nature of
these phenomena, a large number of devices must be
characterized to obtain trustworthy characterization results.
Typically, device characterization techniques are conducted
using probe stations for on-wafer device measurements. This
characterization procedure, which implies physical contact
on usually one device under test (DUT) at a time, results
in long serial aging test times when thousands of transistors
are involved. In addition, the area required for probe station
measurements of a large number of transistors is very large
due to the need of including pads for accessing the terminals
of each individual transistor [15].
To perform fast and trustworthy statistical characteriza-
tion of TZV/TDV effects, array structures with thousands of
transistors can be used. Then, automatic characterization of
thousands of DUTs can be carried out by implementing digital
circuitry to control the access to each DUT terminal through
the IC pads. This access capability brings another advantage
of using array-based ICs: the possibility of parallelizing the
aging tests by stressing several DUTs at the same time, which
dramatically reduces the overall characterization time. Also,
the total area used will be largely reduced, as compared to the
probe station approach.
However, designing a transistor array for these types of
measurements is not a simple task. As described in Section II,
a set of requirements must be fulfilled to carry out a proper
characterization of the variability phenomena. Even though
several array-based ICs have been reported in the literature,
none of them is able to completely and accurately perform
statistical characterization of TZV, RTN, BTI, and HCI in a
single IC chip. Moreover, not all of these reported ICs use the
parallelization capability of the array-based approach.
The main objective of this paper is to present a versatile
DUT array chip, named ENDURANCE, with 3136 CMOS
transistors, which allows performing a trustworthy TZV and
TDV characterization, and both serial and parallel stresses of
DUTs.
The rest of this paper is organized as follows. Section II
presents the design requirements needed to implement an
array-based IC for accurate and fast characterization of all
variability effects. Section III discusses the state-of-the-art
for array-based structures for statistical characterization of
TZV and TDV. Section IV describes the internal architecture
of the proposed IC. The digital control circuitry and DUT
access circuitry are also presented with a description of the
Fig. 1. Illustrative example of the PSPM technique with four DUTs and four
SM cycles, where “M” and “S” stand for measurement and stress phases of
the aging test while “D” is the necessary delay to avoid overlapping of the
measurement phases and is equal to the duration of a measurement phase.
The “M” phases are typically identical while the duration of “S” phases is
progressively increased.
chip functionality that endows the high versatility of the
ENDURANCE design. Section V describes the procedures that
are followed for TZV, RTN, BTI, and HCI characterization.
In Section VI, experimental results of TZV, RTN, BTI, and
HCI tests are presented. Finally, conclusions are outlined in
Section VII.
II. TRANSISTOR ARRAY DESIGN FOR RELIABILITY
CHARACTERIZATION: REQUIREMENTS
As mentioned above, array structures have two advantages
for the statistical characterization of TZV and TDV in CMOS
transistors: first, a larger number of DUTs can be characterized
for a given silicon area, and, second, proper parallelization
techniques can be used to significantly speed up the statistical
characterization. As for the latter advantage, the use of stress
parallelization techniques can be carried out by implementing
the SM procedure using the parallel-stress/pipeline-measure-
ment (PSPM) approach [16]. This technique significantly
reduces the aging test time compared to a serial implementa-
tion of the SM technique, where only one DUT at a time can
be characterized, as is usually the case with probe stations.
A major constraint for parallelization is that, at any given
moment, only one DUT should be under measurement so that
the collected data only account for the degradation of that
specific DUT. The PSPM technique deals with this constraint
by delaying the SM process of each DUT with respect to
the previous one, resulting in partially simultaneous (parallel)
stress phases and pipeline measurement phases, as illustrated
in the example of Fig. 1.
There are two aspects of PSPM techniques that have to
be carefully considered for the design of the array. The first
one concerns the timing of different phases that a DUT
undergoes. It is important that the timing of all stress and
measurement phases is precisely controlled to later perform
accurate aging modeling. In addition, it is especially inter-
esting that the elapsed time between stress and measurement
phases and the duration of the measurement phases themselves
are exactly the same. Otherwise, the data post-processing
for statistical modeling would get unnecessarily complex and
less information, especially of the recovery phase, would be
collected from the DUTs. This implies that either more devices
should be measured for the same statistical significance or
less reliable statistical models are obtained from the same
number of stressed devices. The second aspect concerns the
current level when simultaneously stressing a large number
of DUTs. This current, typically rising up to mA levels,
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is normally directed to a common node (VDD or VSS), and
the metal lines carrying it as well as any auxiliary device
in the path, e.g., a transmission gate (TG), have to be sized
and laid out so that adverse effects like electromigration are
avoided.
An additional set of requirements emerges in order to enable
the characterization of these DUTs under the same conditions
as on-wafer characterization. First, when current is flowing
through a DUT, a voltage difference appears between the DUT
terminals and the externally applied voltage on the correspond-
ing IC pad. This voltage drop is caused by the series resistance
of the chip metal paths, the access circuitry, and the chip
pads. Therefore, for accurate measurements, Force-&-Sense
techniques are necessary, meaning that independent Force-
&-Sense paths are required to access those DUT terminals
where current is flowing. With this access structure, the voltage
at the DUT terminal is sensed through the high-impedance
Sense path, while the external instrumentation adjusts the
Force voltage until the desired voltage value is set in the
DUT terminal. Second, calibration techniques are required
to compensate for leakage currents from the access circuitry
that are added to the transistor current being measured. Third,
access circuitry, i.e., drain and gate TGs, has to be designed so
that it is not degraded by BTI or HCI due to the high voltages
applied during the stress periods. A fourth requirement is
that digital access and device operation circuitry should be
designed to allow all possible variability tests on the DUT:
TZV and TDV, as well as supporting the parallelized stress
of several DUTs with high current flowing through the access
circuitry.
Additional must-have features for the DUT array IC
are that both nMOS and pMOS transistors of different
width/length ratios have to be included or that it must
be possible to run variability tests over wide temperature
ranges (typically from room temperature to few hundred
degrees). The complete list of requirements for complete
and trustworthy statistical characterization is summarized as
follows.
1) Variety of Reliability Phenomena to be Characterized:
TZV, RTN, BTI, and HCI.
2) Variety of DUTs That can be Characterized: The array
should include both nMOS and pMOS transistors, with
different geometries.
3) Accurate Device Biasing: Force-&-Sense on-chip tech-
niques should be available in order to precisely apply
the voltages required at the DUT terminals. Furthermore,
the design should allow high DC currents during tran-
sistor tests.
4) Individual On-Chip Device Access: The array should
allow individual selection of each DUT to separately
set its biasing, e.g., to set that DUT on stress or
measurement.
5) Reduction of Total Characterization Time: The array
should include the necessary auxiliary circuitry to allow
accurately timed PSPM methods.
6) Robustness of Selection Circuitry: All auxiliary circuitry
should be designed to avoid its degradation during the
application of DUT stress.
7) Accurate Current Measurement: The array should pro-
vide ways to either calibrate or cancel any leakage
current that may distort DUT current measurements.
8) Temperature Characterization: The array should allow
device characterization at different temperatures.
III. PREVIOUS WORKS IN ARRAY-BASED
CHARACTERIZATION
Some array-based integrated circuits have been reported for
the characterization of TZV, BTI, RTN, or HCI reliability
effects. Table I summarizes them versus the requirements listed
in Section II.
A recent work, which was first used for TZV characteri-
zation [17], and later extended to TDV [18], [19], presents
a very compact array, thanks to a simple unit cell design.
This characteristic allows a high device density (32 000 tran-
sistors per chip). The array is also able to perform leakage
current suppression. Simplicity and compactness are, however,
obtained by sharing the drain terminals of all DUTs in
each row and the gate terminals in each column. Therefore,
the drain Force-&-Sense paths access the array through a line
which is shared by all drain terminals of all transistors in a
row. Due to the parasitic resistance of this line, the sensed
voltage will be different than the Force voltage applied to
each device, introducing voltage drop differences that affect
parameter extraction. On the other hand, without the individual
gate and drain TGs, devices in the same column suffer from
unwanted stress or, if parallel stress is performed, they are
measured at different moments in their recovery phase because
only a single device can be measured at the same time. As a
consequence, data need to undergo a complex post-processing
process, and the less statistical information is collected for a
given number of devices compared to an array where stress
and measurement times are equal for all devices.
Other arrays also include a large number of DUTs by using
simple unit cells designed without TG circuitry [20]–[22].
The array presented in [20] shows a 65-nm test structure
including one million modified SRAM cells, which enable
individual measurement of pMOS and nMOS transistors for
TZV and NBTI characterization. No Force-&-Sense strategy
is implemented and the gate terminal is shared by all cells in
a row, meaning that after stress, devices are serially measured.
This is not a major problem in this paper since only the
permanent BTI degradation, i.e., after long recovery times,
is characterized.
In [22], all DUTs in a row share the gate terminal. There-
fore, different portions of the recovery phase will be measured
for each DUT, as in [18] and [19]. Furthermore, Force-&-
Sense connection is implemented as in [17], meaning that volt-
age drops will exist and the actual DUT biasing is unknown.
It includes a leakage reduction structure and, unlike the previ-
ously reviewed approaches, it considers different DUT sizes.
The chip presented in [21] contains 96 × 18 cells, each
including 48 DUTs and an A/D converter that serially digitizes
the current of each DUT. Due to the selected architecture,
no Force-&-Sense scheme is necessary, although a calibration
is performed for leakage compensation. However, no stress
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TABLE I
COMPARISON BETWEEN TRANSISTOR ARRAY CHIPS ACCORDING TO THE MUST-HAVE LIST IN SECTION I
voltages can be applied, and, hence, only TZV and RTN can
be measured.
When TGs are included to independently access the ter-
minals of each DUT, the number of devices available in the
IC array is necessarily reduced due to the area needed to
implement the access circuitry, as in [23]–[27]. The use of
TGs to control the biasing of each device also enables accurate
timing control during the characterization of aging phenomena.
While the array chips proposed in [23] and [26] incorporate
on-chip Force-&-Sense paths, those presented in [24] and [27]
perform voltage measurement (when a constant current is
applied), implying no need for a Force-&-Sense connection,
although leakage suppression techniques are used. All four
array structures are designed to perform parallel BTI tests,
leaving other degradation mechanisms, like HCI, uncharacter-
ized. The work presented in [27] shows the very same problem
of the work in [22]: after a parallel stress, measurements start
at different times for different DUTs.
Arrays including TGs usually incorporate two types of
transistors in their design: core transistors for characterization
and digital circuitry, and I/O transistors for TGs, avoiding the
degradation of TG transistors during stress periods. Their oper-
ating voltages, when available, have been included in Table I
for a better comparison.
While several arrays have been reported to characterize BTI
phenomena, characterization of HCI phenomena is reported
only in [25]. In this paper, however, the characterization cannot
be carried out in a parallel fashion. This circuit includes TGs
only on the gate terminals (10 gate terminals share a TG) while
all drain terminals of one row (with 256 DUTs) are connected.
Therefore, voltage drops will appear and this will translate
into differences in the drain voltage applied to each DUT.
This connection scheme implies that when one DUT is being
stressed, other DUTs are also being stressed and, therefore,
degraded, making the data analysis much more complex since
measured recovery time windows are different for each DUT.
Fig. 2. Photograph of the ENDURANCE chip.
Finally, only [20], [21], and [24] present the characterization
of variability phenomena under temperature-controlled condi-
tions.
In Section IV, our versatile array IC will be presented.
As can be seen in Table I, this transistor array chip fulfills
all the requirements listed in Section II, being, to the best of
our knowledge, the first implementation capable of accurately
and statistically characterizing TZV, BTI, HCI, and RTN.
IV. ENDURANCE CHIP
The architecture of the ENDURANCE IC will be detailed in
three different sections: first, the main building blocks of the
chip will be described, then, the unit cell, which corresponds to
the basic repeatable IC structure in the array, will be presented
and, finally, the operation modes of the chip will be defined.
A. Fundamental Building Blocks
Fig. 2 shows a photograph of the ENDURANCE chip,
which has been fabricated in a 65-nm CMOS technology
and encapsulated in a JLCC68 package for testing. The main
building blocks of the ENDURANCE IC are shown in Fig. 3.
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Fig. 3. ENDURANCE top architecture blocks description.
TABLE II
DUT GEOMETRIES DISTRIBUTION IN THE ENDURANCE CHIP
The chip includes 3136 regular-threshold-voltage MOS tran-
sistors (nominally operating at maximum 1.2 V) or DUTs
distributed over two matrices, one of nMOS transistors and
another of pMOS transistors. Each DUT matrix is subdivided
into two submatrices of 56 rows and 14 columns, named
“left/right DUT block,” and containing 784 DUTs each. The
left DUT blocks contain only DUTs of minimum dimensions,
i.e., width W = 80 nm and length L = 60 nm, while
the right DUT blocks include the eight different transistor
geometries listed in Table II. The total number of devices for
each transistor geometry is also included in Table II.
Row and column decoders are used to individually select
each DUT from the nMOS or pMOS arrays. Input signals
to these decoders are provided by 5-bit shift registers for
the column selection, and by 6-bit shift registers for the
row selection. Both input serial bit interfaces are accessed
through digital I/O pads. Three different bits, named
“nMOS/pMOS operation mode bits,” are used to set each
DUT terminal biasing in one of the three different operation
modes, i.e., stress, measurement, and standby modes. The
combination of the operation modes for each DUT allows the
definition of serial tests and the implementation of parallel
stress techniques to reduce the total time of the TDV aging
tests on hundreds of transistors. During the power-on of the
ENDURANCE chip, all DUTs are set to the standby mode
by means of a general RESET signal, i.e., voltage differences
between all DUT terminals are set to 0 V.
Fig. 4. Schematic illustrating how the DUTs in the arrays are connected to
the analog signal paths. In the figure, VSB, DSF, DSS, DMF, DMS, GMF,
and GSF stand for the DUT matrix standby, drain stress force, drain stress
sense, drain measure force, drain measure sense, gate measure force, and gate
stress force paths, respectively. F, S, and CC stand for Force chip path, Sense
chip path, and the control circuitry, respectively.
The DUT terminals are accessed through different physical
paths (called “analog signals” in Fig. 3), i.e., there are dif-
ferent paths and pads for drain and gate terminals, which are
also independent for each nMOS and pMOS left and right
DUT block. Source and bulk terminals are short-circuited and
internally connected to VSSA (for nMOS matrices) or VDDA
(for pMOS matrices).
In order to allow full variability characterization, each
DUT terminal is connected to different analog signal paths
depending on the tests to be performed. This is done through
different TGs. Each DUT is accompanied by an individual
digital circuit that controls eight TGs, i.e., five TGs for the
drain and three TGs for the gate, which connect the DUT
drain and gate to the corresponding on-chip analog paths.
Fig. 4 illustrates the distribution of the stress, measure, and
standby analog signal paths for drain and gate DUT terminals,
together with the corresponding TGs.
When a DUT is being measured, it is connected to a
measure signal path through the corresponding TGs, whereas
it is connected to the stress signal paths through dedicated
TGs when the DUT is stressed. The circuit design incorporates
standby signal paths to individually set DUTs into the standby
mode. Force-&-Sense paths have been designed to access the
drain terminal, allowing accurate control of the DUT biasing
voltages by minimizing the impact of the IC voltage drop
from the IC pads to the DUT drain. The gate terminal does
not need a Sense path since the gate current is negligible.
For the gate terminal, three different TGs connect the DUT
terminal to measure Force, stress Force, and standby Force
paths. The connection to the measure, stress, or standby paths
are selected by digital signals that are fed to the individual
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Fig. 5. Unit cell architecture: blocks, interconnections, and digital/analog
control signals.
digital circuitry attached to each DUT, as will be explained in
Section IV-B.
The DUT in combination with its control circuitry and the
eight TGs constitute the unit cell of the ENDURANCE chip,
while the combination of four unit cells defines the macrocell
block as can be seen in Fig. 3 (inset).
B. Unit Cell Circuitry
Fig. 5 shows the details of the unit cell block. It consists
of two separate blocks: the digital CONTROL core and the
DUT block. The DUT block contains a single nMOS or pMOS
transistor with two analog connections: the drain connection
and the gate connection.
The CONTROL core of the unit cell involves two different
transistor types in order to meet TZV and TDV test specifica-
tions: the main digital circuitry is implemented using regular
threshold voltage CMOS transistors working between 0 and
1.2 V, which correspond to the VDD/VSS biasing voltages
in Fig. 5. Unit cell TGs are designed with I/O transistors
with a working operation voltage that ranges from 0 to 3.3 V,
corresponding to the “VDDA/VSSA” voltages in Fig. 5. These
I/O transistors are specifically selected to allow the application
of the full VDD voltage range, i.e., 0 to 1.2 V, during nominal
DUT measurements and also allow the possibility of applying
stress voltages, up to 3.3 V (VDDA), to the DUT terminals
during aging tests without suffering from significant degrada-
tion themselves. A level shifter block accomplishes the neces-
sary voltage level shift from 1.2 V of the digital circuitry to the
3.3-V operation voltage level of the I/O transistors of the TGs.
The digital circuitry of the unit cell consists mainly of three
single-bit memories, which are implemented with D flip-flops,
and are denoted as “FFD” blocks in Fig. 5. Each memory block
stores a 1-bit digital signal corresponding to one operation
mode. Therefore, three bits are needed to indicate the operation
mode: the standby bit “XSB,” the measure bit “XXM,” and the
stress bit “XXS,” as shown in Fig. 5.
The output signals of the row and column decoders, “ROW”
and “COL,” are used to select the desired unit cell of the
selected array. These signals activate the “ENABLE” signal,
which is provided to the three memory blocks.
Fig. 6. Timing diagram illustrating how to set a unit cell in stress mode.
Fig. 7. Layout of an ENDURANCE chip macrocell (60 µm × 60 µm). Red
arrows distinguish the DUT drain-to-source current flow direction for each
unit cell.
When the unit cell has been selected and the operation mode
signals have been set, an asynchronous clock pulse has to be
sent through the digital line “LOAD” and the operation mode
bits are then saved at the flip-flop output until a new operation
mode definition is set. A timing diagram illustrating how to
set a unit cell in stress mode is shown in Fig. 6.
To reduce the voltage drop from each chip pad to the DUT
terminals, all TGs have been designed taking into account the
maximum current that will flow through them and minimizing
their resistivity. Special care has been taken in the sizing of the
stress TGs connecting the drain terminal of the DUTs since
large currents are expected in stress mode. Also, the width
of the metal lines connecting all the unit cells has been set
to reduce their resistivity and comply with electromigration
rules (especially for the analog stress signal lines). On the
other hand, the macrocell design ensures minimum distance
between the DUTs of the four unit cells, which are horizontally
and vertically mirrored, as shown in the macrocell zoomed-in
view Fig. 3, so that the proximity of the DUTs reduces wafer
gradient while the mirroring allows the study of devices with
a different current orientation. Fig. 7 shows the final layout of
the macrocell.
The analog I/O signals of each unit cell for drain and
gate biasing and current measurement are labeled with “D”
or “G” to specify drain and gate DUT terminals, with “S”
or “M” to specify if the paths are for stress or measurement
operation modes and with “F” or “S” to distinguish between
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Fig. 8. Schematic of the TG connections that establish different opera-
tion modes. (a) Measure mode (ME). (b) Stress mode (ST). (c) Standby
mode (SB).
Force and Sense signals paths. Fig. 5 shows the unit cell
DSF/DSS and DMF/DMS path connections for drain stress
and measure, respectively, GSF/GMF for gate stress and
measure, respectively, and VSB, i.e., voltage standby, for both
gate and drain DUT terminal connections.
C. Operation Modes
Depending on the operation mode defined in the unit cell,
each DUT will be connected to the stress, measure or standby
internal signal paths. In this section, the functionality of these
three operations modes, together with an additional mode,
the off mode, implemented to improve the versatility of the
chip, is discussed.
1) Measure Mode: The main objective of this mode is to
measure the DUT, e.g., I–V characteristics, in the normal
range of voltage biasing, i.e., 0–1.2 V. This operation mode
connects the drain and gate terminals of the DUT to the
measure analog signal paths. In the case of the drain terminal,
it is connected to the drain measure force (DMF) and drain
measure sense (DMS) analog signal paths, whereas the gate
terminal is connected to the gate measure force (GMF) analog
signal path, as can be seen in Fig. 8(a). The TG for the
DMF signal path has been designed with a suitable W /L ratio
to sustain DC currents up to 1.5 mA and nominal voltage
application, i.e., between 0 and 1.2 V.
2) Stress Mode: This operation mode has been designed
to conduct the stress phases of the BTI and HCI aging tests,
which consist in the application of an overvoltage to the DUT
terminals, i.e., up to 3.3 V through both, the drain and the gate,
analog stress signal paths. The drain terminal is connected to
the drain stress Force (DSF) and drain stress Sense (DSS)
analog signal paths, whereas the gate terminal is connected
to the gate stress Force (GSF) analog signal path, as shown
in Fig. 8(b). The TG for the DSF signal path has been designed
with a suitable W /L ratio to sustain DC currents up to 10 mA
and overvoltage application, i.e., between 0 and 3.3 V.
3) Standby Mode: This operation mode connects both drain
and gate terminals to the standby analog signal paths (VSB)
using a single TG, as shown in Fig. 8(c). This operation mode
has been designed to prevent the DUT from being biased,
i.e., stressed, when not selected. For the pMOS transistors,
the drain and gate terminals are set to VDDA, i.e., 3.3 V,
resulting in VGS = VDS = 0 V. In a similar way, for the
nMOS transistors, the voltage at the drain and gate terminals
is set to VSSA, i.e., 0 V, resulting in VGS = VDS = 0 V.
4) Off Mode: This operation mode has been designed as
a secure operation mode that opens all TGs of all operation
modes, leaving the DUT disconnected from all analog signal
paths. The off mode is used to prevent short-circuits between
the standby mode and other operation modes or to disconnect
nonfunctional DUTs during testing. The off mode can be easily
set to any unit cell by changing all three operation mode bits
to zero. Fig. 6 shows that the off mode is established by setting
XXM = XXS = XSB = 0 and sending a load pulse to the
unit cell digital circuitry before setting the stress mode.
In summary, the ENDURANCE chip design presented in
this paper fulfills all variability testing requirements listed
in Section II. The IC circuit design ensures the ability to
conduct trustworthy characterization of all major reliability
effects, i.e., TZV, RTN, BTI, and, for the first time, HCI aging.
The design of the unit cell reduces available area for DUT
replication and ensures the control of the biasing state of each
DUT terminal at any time. The Force-&-Sense voltage biasing
system ensures that, during variability characterization, the
IR-drop is mitigated and all voltages defined during testing
are correctly applied to the DUT terminals. In addition,
the IC utilizes I/O TGs that allow applying stress voltages
to the on-chip DUTs up to 3.3 V during aging stress. The
IC chip incorporates a parallelization technique of the stress
phases with accurate synchronization with the measurement
phases and leakage current cancellation for each transistor
measurement.
V. TIME-ZERO AND TIME-DEPENDENT VARIABILITY
PHENOMENA CHARACTERIZATION
In this section, the procedures needed to accurately mea-
sure variability phenomena with the ENDURANCE chip will
be defined, establishing the requirements for their statistical
characterization.
A. Time-Zero Variability
For TZV characterization, the drain current of the DUT
IDS has to be measured as a function of the gate–source
voltage (IDS–VGS curve) and the drain–source voltage (IDS–
VDS curve) before any kind of stress is applied. From these
measurements, transistor parameters can be extracted, e.g.,
threshold voltage Vth. Then, a constant voltage is applied to
the drain terminal |VDS| ≤ 100 mV while the gate voltage is
swept 0 V ≤ |VGS| ≤ 1.2 V for IDS–VGS curve measurement.
For IDS–VDS curve extraction, a staircase sweep is applied to
the gate terminal, e.g., |VGS| = 0.1, 0.2, 0.4, 0.6, 0.8, 1.0,
and 1.2 V, while, for each |VGS| voltage, the drain voltage is
swept: 0 ≤ |VDS| ≤ 1.2 V.
For these measurements, DUTs, which are initially set in a
standby mode, are serially selected and connected in measure
mode. After each DUT has been characterized, it is set back to
standby mode and a new DUT is selected for characterization.
This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.
8 IEEE JOURNAL OF SOLID-STATE CIRCUITS
B. Transient Effects
The RTN testing procedure consists of the application of
constant voltages to the drain and gate DUT terminals while
the drain current of the DUT is measured. For the RTN
measurements, the voltages are kept at 0 V ≤ |VGS| ≤ 1.2 V
and 0 V ≤ |VDS| ≤ 1.2 V.
In this kind of tests, one single DUT is selected and
configured in measure mode, while the rest are set to standby
mode, in order to capture only the drain current fluctuations
due to the RTN phenomenon of the selected device.
C. Time-Dependent Variability
The TDV characterization is done in a three-step sequence,
where the second and third steps are repeated M times to
form the SM cycles of aging test patterns. The first step is the
IDS–VGS initial characterization of the “fresh” DUTs, keeping
the voltages in the nominal operating ranges. The second
step is a stress phase, where DUTs are aged or degraded
by applying larger-than-nominal operating voltages. The third
step is a final measurement phase where the drain current is
measured at a high sampling rate to assess the degradation of
key parameters like the threshold voltage.
The initial characterization is done by setting the DUT
in measure mode, with voltage values in the drain and gate
terminals of the DUTs ranging from 0 to 1.2 V. For the BTI
stress phase, DUTs are set into stress mode and an overvoltage
is applied for a certain period of time to the gate terminal,
e.g., 0 V ≤ |VGS| ≤ 3.3 V, while VDS is kept at 0 V. For HCI
aging tests, |VGS| > 0 V and non-zero values of |VDS| must be
defined, i.e., |VDS| ≤ 3.3 V. Immediately after the stress phase,
the DUT is set back to measure mode to capture the drain
current during a fixed period, while the DUT is working in the
linear region with VGS ≈ Vth0 and |VDS| ≤ 100 mV. Changes
in Vth can be easily tracked from the IDS changes [13]. The
aging test patterns are applied equally to all devices involved
in the aging test, ensuring the same stress and measurement
periods and minimum and equal time gaps when changing
from stress to measurement phases.
The total test time needed for a serial BTI/HCI aging test,
i.e., one-DUT-at-a-time per SM cycle, can be calculated from
the following equation:
TSERIAL = N ·
[
TIDS−VGS + TSTRESS + TIDS−MEASURE
] (1)
with
TSTRESS =
⎛
⎝
M∑
j=1
K j−1 · ts
⎞
⎠
TIDS-MEASURE = (M · tmeasure)
(2)
where N is the number of DUTs, M is the number of SM
cycles, TIDS−VGS corresponds to the time used to get the
IDS–VGS curve, TIDS−MEASURE is the total measurement time,
tmeasure stands for the measurement time after each stress
phase, TSTRESS is the total ST, ts is the ST in the first SM
cycle, and K defines the growth rate of the ST periods. For
instance, let us consider a first example, denoted as m5ts1,
with TIDS−VGS = 10 s, M = 5, tmeasure = 100 s, ts = 1 s,
Fig. 9. Illustrative example of the limitation of the PSPM technique.
and K = 10. The time required for the aging test of a
single DUT would be TSERIAL ≈ 3.23 h. If we consider
a second example, denoted as m3ts100, where two parameters
are changed: M = 3 and ts = 100 s, i.e., the first two SM
cycles of example m5ts1 are skipped, TSERIAL is only reduced
to 3.17 h since the skipped cycles are the shortest ones. When
serially performing the same aging tests on a large number
of devices, e.g., N = 100, the total test time would rise to
approximately 13.4 and 13.2 days, respectively, which clearly
demonstrates the need for a different alternative, as discussed
in Section II. In [16], the PSPM technique was first reported.
This method, however, has a critical limitation on the max-
imum number of DUTs that can be tested simultaneously,
as illustrated in Fig. 9, where not more than four DUTs could
be tested without overlapping of the measurement phases. This
maximum number of DUTs is given by
NMAX =
⌊
ts · K
tmeasure
⌋
+ 1. (3)
For a number of devices N , below the upper limit NMAX,
the total test time TPSPM is (the initial IDS–VGS characteriza-
tion time has been neglected)
TPSPM = M · tmeasure + (N − 1) · tmeasure +
M∑
j=1
K j−1 · ts.
(4)
For the example m5ts1, NMAX = 1, i.e., parallel stress is not
possible. However, in the example m3ts100 up to 11 DUTs can
be tested in parallel. Therefore, the PSPM technique becomes
inadequate for certain values of the tuple {tmeasure, ts, K }.
In [28] and [29], a “place-and-check” algorithm is
introduced that tries to find the necessary delay of the
stress/measurement phases in order to avoid any overlap
between any device measurement during the entire test, e.g.,
DUT#5 in Fig. 9. Again, this non-linear delay depends very
much on the values of the tuple {tmeasure, ts, K } as well as on
the number of cycles M. The problem with this approach is
that, even though some benefit can be gained when compared
with the solution in [16], the most typical outcome is that the
DUT aging sequence has to be delayed a complete number of
cycles and, essentially, it means that this algorithm repeats the
PSPM tests in series until all DUTs are tested depending on the
NMAX boundary condition. For the example m5ts1 above,
the “place-and-check” algorithm is unable to reduce the test
time with respect to the brute force serial method since no
device can be tested in parallel. However, for the exam-
ple m3ts100, the total test time for 100 DUTs is reduced
to ∼2.48 days since the larger ST of the second SM
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Fig. 10. Illustrative example of the NEW-PSPM technique with five DUTs
during a four-cycle SM test. C1 corresponds to the first SM pattern. A denotes
the available time after the end of the DUT#1 measurement and B is the
needed elapsed time for the SM pattern execution of DUT #1 in cycle C2.
cycle (ts · K ) allows allocating the measurement of up to 10
other devices during that period of stress.
The solution proposed in this paper uses standby periods
that can be introduced between certain measurement and stress
phases to make the necessary room to accommodate any
number of DUTs. The approach is based on the fact that these
intermediate standby periods will be considered in the data
analysis (as an additional recovery time) for the evaluation
of the damage suffered by the tested devices under different
aging phenomena.
As depicted in Fig. 10, in order to achieve a precise SM
parallel test, the algorithm treats and analyses each cycle of the
test individually. In the first cycle (C1, in orange in Fig. 10),
the SM pattern of each DUT is delayed, like in a regular
PSPM approach, in order to ensure that all the measurement
phases in all DUTs are pipelined. Once all the SM patterns of
cycle C1 have been temporarily allocated, the algorithm starts
the parallel distribution of the next cycle (C2). The critical
condition is that the last measurement phase of cycle C1 (for
DUT#5 in Fig. 10) cannot overlap with the first measurement
phase of cycle C2 (for DUT#1). In order to guarantee this
unbreakable condition, the algorithm computes the total SM
time needed for DUT#1 in cycle C2 (time B) and compares it
to the time required for measurement of the remaining DUTs
in cycle C1 (time A). If the difference is negative (B < A), the
algorithm inserts the necessary standby period (SB) to avoid
any measurement overlap, shown in Fig. 10 as green periods.
This improved PSPM can thus accommodate any number of
DUTs for testing. The total test time of the NEW-PSPM
method is
TNEW-PSPM
= ts + M · N · tmeasure
+
M∑
j=2
max[(K j−1 · ts − tmeasure · (N − 1)), 0]. (5)
For the two examples earlier, m5ts1 and m3ts100, the total
test time of the 100 DUTs using the proposed method
reduces to 13.9 and 8.4 h, respectively, which represents a
dramatic improvement with respect to the previous technique.
It also demonstrates the ability of the NEW-PSPM method
to optimally allocate the stress and measurement periods,
independently of the number of devices, number of cycles or
stress or measurement times.
Fig. 11. (a) Laboratory setup for measurements. (b) Printed circuit board
where the ENDURANCE chip is inserted.
This NEW-PSPM method has been further improved by
adding, before each stress phase and for each DUT, an
IDS–VGS characterization so that the impact of BTI and HCI
effects on the transistor mobility can be obtained. The initial
fresh characterization will also be used to extract the fresh
Vth0, i.e., before any stress has been applied to the DUT, that
is used as the applied VGS voltage during the measurement
phase.
For a trustworthy characterization of all variability
phenomena, the leakage current through the measurement
channel is captured before connecting the DUT in the measure
mode and is later used for calibration of the drain current
measurements [30].
VI. EXPERIMENTAL RESULTS
For the electrical characterization of the ENDURANCE
chip, the setup shown in Fig. 11(a) has been imple-
mented, which includes the custom-designed printed circuit
board (PCB) shown in Fig. 11(b). The Keysight B1500 semi-
conductor parameter analyzer (SPA) has been used for voltage
biasing of the DUTs using the provided Force-&-Sense con-
nections of its source measurement units (SMU), whereas the
Agilent E3631A power supply is used for chip biasing. The
temperature of the chip can be controlled with the temperature
system Thermonics T-2500E, which allows testing from room
temperature to a few hundred degrees.
The interconnection of all the instrumentation equipment
has been done by using the standard IEEE 488.1 GPIB
BUS, whereas the chip digital control has been accom-
plished using the USB-6501 digital acquisition system from
National Instruments. The test setup is completed with ad hoc
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Fig. 12. IDS–VGS curves extracted from (a) nMOS Left DUT submatrix and
(b) pMOS Left DUT submatrix. Initial threshold voltage spatial distribution
for (c) nMOS left DUT submatrix and (d) pMOS left DUT submatrix for the
smallest transistor geometry (80 nm/60 nm).
measurement software designed in the MATLAB environment.
The software, named TARS [30], allows users to define
and monitor variability tests involving thousands of devices
within the ENDURANCE chip. The software automatically
converts the tests defined by users into all the necessary digital
signals for chip control and handles all GPIB functions to
control the laboratory instrumentation for chip biasing, current
measurement, and automatic temperature control.
A. Time-Zero Variability Characterization
In this section, a TZV characterization of the DUTs in
the ENDURANCE chip is presented. Fig. 12(a) shows 784
80-nm/60-nm nMOS IDS–VGS curves, while in Fig. 12(b)
784 pMOS IDS–VGS curves are shown. Both sets of curves
show clear TZV in the fabricated samples. Fig. 12(c) and (d)
shows the row/column matrix distribution of the extracted
threshold voltages Vth0 of the 80-nm/60-nm devices. Fig. 12(c)
shows the Vth0 distribution across the nMOS DUT left subma-
trix and Fig. 12(d) shows the Vth0 distribution of the pMOS
DUT left submatrix. The values of Vth0 were obtained by
applying the constant current method [31] to each measured
IDS–VGS curve. The Fig. 12 (c) and (d) seems to indicate that
there is no correlation between the Vth0 values and the DUT
location inside the chip matrices.
B. RTN Characterization
A full RTN characterization has been automatically per-
formed for the 3136 ENDURANCE chip DUTs. Massive
measurements have been conducted serially, DUT by DUT,
by means of the TARS control software. Two different tests
Fig. 13. (a) Six neat RTN signals captured using the ENDURANCE chip
during a 3136 RTN DUT test characterization. Inset in (a): zoomed-in view
of the Vth signal with the smallest amplitude during the test. (b) Original
IDS measurement of the signal presented in the inset of (a).
have been performed for each DUT: an initial IDS–VGS curve
extraction (with VDS = 0.1 V), to determine the threshold
voltage Vth0 and a constant current measurement of the DUT
drain current (IDS) during 100 s (with VGS = 0.4 V and
VDS = 0.1 V), that can be mapped to variations of Vth.
The examples of the RTN results obtained from the
ENDURANCE chip, shown in Fig. 13(a), describe six neat
RTN signals converted to the variations of the threshold
voltage (Vth) as a function of time. The signal plotted
in Fig. 13(b) demonstrates that the system has been capa-
ble of capturing IDS changes smaller than 1 nA. The inset
in Fig. 13(a) corresponds to the RTN captured signal converted
into Vth from Fig. 13(a) showing threshold voltage variations
below 10 µV [13]. Different charge trapping and detrapping
times can be observed in each signal, resulting from different
defects emission and capture times. These results confirm
that the presented measurement system is a powerful tool to
capture the RTN phenomenon using the designed chip.
C. Bias Temperature Instability Characterization
As an example of the statistical study, the BTI phenomena
using the chip, four BTI tests (each one involving 200 80-
nm/60-nm pMOS devices) have been conducted. Different
stress voltages have been applied in each test, i.e., |VGS| = 1.2,
1.5, 2, 2.5 V, and |VDS| = 0 V, while |VGS| = 0.6 V and
|VDS| = 0.1 V have been set to all DUTs in the measurement
phase. Devices have been characterized using a five-cycle SM
pattern, in which the duration of the stress phases is increased
exponentially, i.e., 1, 10, 100, 1000, and 10 000 s, while all
measurement phases (where the drain current was constantly
captured) last 100 s. The elapsed time between the end of the
stress phase and the acquisition of the first drain current value
during the measurement phase is 2 ms, which corresponds to
the maximum sampling rate of the measurement equipment.
Before the execution of the NEW-PSPM technique of the
BTI aging test, initial IDS–VGS measurements were performed
in order to obtain the equivalent threshold voltage shift Vth
induced by the BTI test. Thanks to our NEW-PSPM technique
This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.
DIAZ-FORTUNY et al.: VERSATILE CMOS TRANSISTOR ARRAY IC FOR THE STATISTICAL CHARACTERIZATION 11
Fig. 14. (a) Typical Vth recovery curves obtained during the measurement
phases of a BTI test. (b) Cumulative distribution function of Vth for
200 pMOS devices at tmeasure = 10 ms after the application of each BTI
stress with |VGS| = 2.5 V and |VDS| = 0 V.
to parallelize the four BTI tests, the ∼107 days of the serial
test have been reduced to only ∼4.8 days.
In Fig. 14(a), a set of 13 DUT drain current measurements
converted into the resulting Vth are shown. A stepwise-
recovery trend in the processed Vth traces can be
clearly recognized in the tested DUTs with a small area,
corresponding to the discharge of individual traps [32], [33].
Fig. 14(b) shows the cumulative distribution of Vth in a
Weibull plot at tmeasure = 10 ms after each ST. In agreement
with [34], the results show that the whole distribution shifts
to larger |Vth| values when ST increases, limiting the device
reliability.
D. Channel Hot Carriers Characterization
This section presents, as an example, an automatic HCI
aging test that involves 200 80-nm/60-nm nMOS DUTs. The
experiment has been divided in four different HCI tests, each
one involving 50 DUTs with different VGS and VDS stress
voltages combinations: 1) VGS = 1.5 V and VDS = 2.4 V;
2) VGS = 2.0 V and VDS = 2.4 V; 3) VGS = 1.5 V and
VDS = 1.5 V; and 4) VGS = 2.0 V and VDS = 1.5 V. These
voltage combinations allow users to evaluate and compare the
HCI damage when increasing VGS (1.5 to 2.0 V) for high and
medium VDS overvoltage bias conditions (2.5 and 1.5 V). All
four HCI aging tests consist in the application to each tested
device of four SM cycles with IDS–VGS curve characterization
before starting any aging measurement and after each SM
phase. The duration of the measurement phase, where the
current of a single device is measured, is set to 100 s, while
the time of the stress phase is increased exponentially from
1 to 1000 s.
In order to reduce the total HCI test time, the NEW-PSPM
parallelization algorithm has been implemented, overlapping
the STs of the DUTs whenever possible. The application of
this technique has reduced the time of the four HCI tests
Fig. 15. (a) Mean Vth as a function of the ST for the four HCI tests.
(b) CDF plots of the Vth values after each ST for the HCI test with VGS =
2.0 V and VDS = 2.4 V.
from ∼3.5 days, in the case of a serial aging test, to ∼22 h,
which is ∼3.7× faster. To the best of our knowledge, this is the
first time that HCI parallel testing is reported. Fig. 15(a) shows
the mean Vth as a function of the ST showing that device
degradation is strongly dependent on the VGS and VDS stress
conditions [5]. As an illustrative example, Fig. 15(b) shows
the cumulative distribution functions (CDFs) obtained for the
particular case of VGS = 2.0 V and VDS = 2.4 V after each ST.
VII. CONCLUSION
In this paper, a versatile array chip for the characterization
of variability effects in CMOS transistors has been presented.
The chip contains sufficient test devices (nMOS and pMOS)
of different sizes to get statistically significant results for any
test proposed. TZV, RTN, BTI and, for the first time, HCI
aging can be evaluated using a unique IC. In this regard,
the ENDURANCE chip is the only one of its nature that allows
parallel BTI/HCI testing.
The IC incorporates a straightforward circuit design that
ensures the ability to perform trustworthy device-level reli-
ability characterization. The DUT circuitry added for this
purpose, however, limits the number of DUTs that can be
included.
The insertion of a Force-&-Sense voltage biasing system
into the circuit design guarantees that, during variability char-
acterization, IR-drops are mitigated and all defined voltages
are correctly applied to the device terminals. The IC I/O
TGs allow applying stress voltages to the DUTs up to 3.3 V
during aging tests without significant degradation of the access
circuitry. In addition, all required variability tests can be
performed at different temperatures.
The chip incorporates a novel parallelization technique
of the stress phases of aging tests, which ensures accurate
synchronization between measurement (with leakage current
cancellation) and stress phases, and enables a much faster
characterization.
This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.
12 IEEE JOURNAL OF SOLID-STATE CIRCUITS
REFERENCES
[1] J. A. Croon, S. Decoutere, W. Sansen, and H. E. Maes, “Physical
modeling and prediction of the matching properties of MOSFETs,” in
Proc. 30th Eur. Solid-State Circuits Conf., Sep. 2004, pp. 193–196.
[2] M. J. M. Pelgrom, H. P. Tuinhout, and M. Vertregt, “Transistor match-
ing in analog CMOS applications,” in IEDM Tech. Dig., Dec. 1998,
pp. 915–918.
[3] Z. Xie and D. Edwards, “Statistical analysis model of nano-CMOS
variability with intra-die correlation due to proximity,” in Proc. 8th
EUROSIM Congr. Model. Simul., Sep. 2013, pp. 628–632.
[4] A. Asenov, “Simulation of statistical variability in nano MOSFETs,” in
Proc. IEEE Symp. VLSI Technol., Jun. 2007, pp. 86–87.
[5] M. Duan, J. F. Zhang, Z. Ji, W. D. Zhang, B. Kaczer, and A. Asenov,
“Key issues and solutions for characterizing hot carrier aging of nanome-
ter scale nMOSFETs,” IEEE Trans. Electron Devices, vol. 64, no. 6,
pp. 2478–2484, Jun. 2017.
[6] P. Magnone et al., “Impact of hot carriers on nMOSFET variability in
45- and 65-nm CMOS technologies,” IEEE Trans. Electron Devices,
vol. 58, no. 8, pp. 2347–2353, Aug. 2011.
[7] S. Pae, J. Maiz, C. Prasad, and B. Woolery, “Effect of BTI degradation
on transistor variability in advanced semiconductor technologies,” IEEE
Trans. Device Mater. Rel., vol. 8, no. 3, pp. 519–525, Sep. 2008.
[8] A. E. Islam, N. Goel, S. Mahapatra, and M. A. Alam, Fundamentals
of Bias Temperature Instability in MOS Transistors, New Delhi, India:
Springer, 2016.
[9] V. M. van Santen, J. Martin-Martinez, H. Amrouch, M. M. Nafria, and
J. Henkel, “Reliability in super- andn near-threshold computing: A
unified model of RTN, BTI, and PV,” IEEE Trans. Circuits Syst. I, Reg.
Papers, vol. 65, no. 14, pp. 293–306, Jan. 2017.
[10] F. M. Puglisi, A. Padovani, L. Larcher, and P. Pavan, “Random telegraph
noise: Measurement, data analysis, and interpretation,” in Proc. IEEE
24th Int. Symp. Phys. Failure Anal., Integr. Circuits (IPFA), Jul. 2017,
pp. 1–9.
[11] T. Grasser, H. Reisinger, P. Wagner, F. Schanovsky, W. Goes, and
B. Kaczer, “The time dependent defect spectroscopy (TDDS) technique
for the bias temperature instability,” in Proc. IEEE Int. Rel. Phys. Symp.,
May 2010, pp. 16–25.
[12] M. Bhushan and M. B. Ketchen, Microelectronic Test Structures for
CMOS Technology. Berlin, Germany: Springer, 2011.
[13] B. Kaczer et al., “Ubiquitous relaxation in BTI stressing—New eval-
uation and insights,” in Proc. IEEE Int. Rel. Phys. Symp., May 2008,
pp. 20–27.
[14] J. Martin-Martinez et al., “Probabilistic defect occupancy model for
NBTI,” in Proc. Int. Rel. Phys. Symp., Apr. 2011, pp. XT.4.1–XT.4.6.
[15] O. Michael, M. Juettner, and J. Hoentschel, “Mass data analysis of
random telegraph noise in 22 nm FDSOI back biased transistors,” in
Proc. EUROSOI-ULIS, 2017. Accessed: Nov. 27, 2018. [Online]. Avail-
able: http://eurosoi-ulis2017.inn.demokritos.gr/files/abstracts/abstracts_
Session10.pdf
[16] T. Sato, T. Kozaki, T. Uezono, H. Tsutsui, and H. Ochi, “A device array
for efficient bias-temperature instability measurements,” in Proc. Eur.
Solid-State Device Res. Conf. (ESSDERC), Sep. 2011, pp. 143–146.
[17] C. S. Chen et al., “A compact test structure for characterizing transistor
variability beyond 3σ ,” IEEE Trans. Semicond. Manuf., vol. 28, no. 3,
pp. 329–336, Aug. 2015.
[18] P. Weckx et al., “Characterization of time-dependent variability using
32k transistor arrays in an advanced HK/MG technology,” in Proc. Int.
Reliab. Phys. Symp. (IRPS), Apr. 2015, pp. 3B11–3B16.
[19] P. Weckx, B. Kaczer, C. Chen, P. Raghavan, D. Linten, and
A. Mocuta, “Relaxation of time-dependent NBTI variability and sep-
aration from RTN,” in Proc. IEEE Int. Rel. Phys. Symp., Apr. 2017,
pp. XT-9.1–XT-9.5.
[20] T. Fischer, E. Amirante, K. Hofmann, M. Ostermayr, P. Huber, and
D. Schmitt-Landsiedel, “A 65nm test structure for the analysis of NBTI
induced statistical variation in SRAM transistors,” in Proc. 38th Eur.
Solid-State Device Res. Conf., Sep. 2008, pp. 51–54.
[21] A. Whitcombe, S. Taylor, M. Denham, V. Milovanovic´, and B. Nikolic´,
“On-chip I-V variability and random telegraph noise characterization in
28 nm CMOS,” in Proc. Eur. Solid-State Device Res. Conf., Sep. 2016,
pp. 248–251.
[22] M. Simicic et al., “Advanced MOSFET variability and reliability char-
acterization array,” in Proc. IEEE Int. Integr. Rel. Workshop, Oct. 2016,
pp. 73–76.
[23] C. Schlünder, J. M. Berthold, M. Hoffmann, J.-M. Weigmann, W. Gustin,
and H. Reisinger, “A new smart device array structure for statistical
investigations of BTI degradation and recovery,” in Proc. Int. Rel. Phys.
Symp., Apr. 2011, pp. 56–60.
[24] H. Awano, M. Hiromoto, and T. Sato, “Variability in device degrada-
tions: Statistical observation of NBTI for 3996 transistors,” in Proc.
44th Eur. Solid State Device Res. Conf. (ESSDERC), Sep. 2014,
pp. 218–221.
[25] E. Bury et al., “Statistical assessment of the full VG/VD degradation
space using dedicated device arrays,” in Proc. IEEE Int. Rel. Phys. Symp.
(IRPS), Apr. 2017, pp. 2D-5.1–2D-5.6.
[26] M. B. Da Silva, B. Kaczer, G. Van Der Plas, G. I. Wirth, and
G. Groeseneken, “On-chip circuit for massively parallel BTI characteri-
zation,” in Proc. IEEE Int. Integr. Rel. Workshop Final Rep., Oct. 2011,
pp. 90–93.
[27] H. Awano, M. Hiromoto, and T. Sato, “BTIarray: A time-overlapping
transistor array for efficient statistical characterization of bias tem-
perature instability,” IEEE Trans. Device Mater. Rel., vol. 14, no. 3,
pp. 833–843, Sep. 2014.
[28] V. Putcha et al., “Smart-array for pipelined BTI characterization,” in
Proc. IEEE Int. Integr. Rel. Workshop (IIRW), Oct. 2015, pp. 95–98.
[29] V. Putcha, E. Bury, P. Weckx, J. Franco, B. Kaczer, and G. Groeseneken,
“Design and simulation of on-chip circuits for parallel characterization
of ultrascaled transistors for BTI reliability,” in Proc. IEEE Int. Integr.
Rel. Workshop Final Rep. (IIRW), Oct. 2014, pp. 99–102.
[30] J. Diaz-Fortuny et al., “TARS: A toolbox for statistical reliability
modeling of CMOS devices,” in Proc. 14th Int. Conf. Synthesis, Mod-
eling, Anal. Simul. Methods Appl. Circuit Design (SMACD), Jun. 2017,
pp. 1–4.
[31] A. Ortiz-Conde, F. J. Garcá Sánchez, J. J. Liou, A. Cerdeira,
M. Estrada, and Y. Yue, “A review of recent MOSFET threshold voltage
extraction methods,” Microelectron. Rel., vol. 42, nos. 4–5, pp. 583–596,
Apr./May 2002.
[32] T. Grasser et al., “The paradigm shift in understanding the bias tempera-
ture instability: From reaction–diffusion to switching oxide traps,” IEEE
Trans. Electron Devices, vol. 58, no. 11, pp. 3652–3666, Nov. 2011.
[33] B. Kaczer, P. J. Roussel, T. Grasser, and G. Groeseneken, “Statistics of
multiple trapped charges in the gate oxide of deeply scaled MOSFET
devicesapplication to NBTI,” IEEE Electron Device Lett., vol. 31, no. 5,
pp. 411–413, May 2010.
[34] B. Kaczer et al., “Origin of NBTI variability in deeply scaled pFETs,”
in Proc. IEEE Int. Rel. Phys. Symp., May 2010, pp. 26–32.
Javier Diaz-Fortuny received the B.Sc. degree in
technical telecommunications engineering, with a
focus on electronic systems, and the M.Sc. degree
in telecommunications engineering from the de Uni-
versidad Autònoma Barcelona, Bellaterra, Spain,
in 2012 and 2014, respectively, where he is cur-
rently pursuing the Ph.D. degree with the Reliability
Devices and Circuits Group, Electronic Engineering
Department, with a focus on the characterization and
modeling of time-zero and time-dependent variabil-
ity in MOSFET devices and array-based integrated
circuits.
Javier Martin-Martinez received the M.S. degree
in physics from the Universidad de Zaragoza,
Zaragoza, Spain, in 2004, and the Ph.D. degree
from the Universitat Autònoma de Barcelona (UAB),
Bellaterra, Spain, in 2009.
He was with the Università degli Studi di Padova,
Padua, Italy, and IMEC, Leuven, Belgium. He is
currently an Associate Professor with UAB. His
main research interests include the characterization
and modeling of failure mechanisms in MOSFETs
and also RRAM characterization and modeling for
neuromorphic applications.
This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.
DIAZ-FORTUNY et al.: VERSATILE CMOS TRANSISTOR ARRAY IC FOR THE STATISTICAL CHARACTERIZATION 13
Rosana Rodriguez received the Ph.D. degree
in electrical engineering from the Universitat
Autonoma de Barcelona (UAB), Bellaterra, Spain,
in 2000.
Funded by the Fulbright Program, she worked on
devices and circuits reliability with the IBM Thomas
J. Watson Research Center, Yorktown Heights NY,
USA. She is currently an Associate Professor with
UAB. Her main research interests are focused on the
electrical characterization and reliability of CMOS
devices, and the effect of failures such as dielectric
breakdown, BTI, and HCI on devices and circuits performance, as well as the
process/time-related variability. Her current research topics also include the
study of the resistive switching phenomenon and its applications.
Rafael Castro-Lopez received the Ph.D. degree
in microelectronics from the University of Seville,
Seville, Spain, in 2005.
Since 1998, he has been a Researcher with
the Institute of Microelectronics of Seville (IMSE-
CNM), where he holds the position of Tenured Sci-
entist. He has participated as a Researcher in several
national and international research and development
projects. He has co-authored over 100 international
journals and conferences and authored or edited
5 books and book chapters. His current research
interests include the design and design methodologies of analog, mixed-signal,
and RF circuits and reliable circuit design.
Dr. Castro has served as the General Chair and participated in the Pro-
gram Committee of several international conferences. He is currently serving
as an Associate Editor for Integration, the VLSI (Elsevier), and as an Expert
Collaborator in the ICT area of the State Research Agency.
Elisenda Roca received the Ph.D. degree in physics
from the University of Barcelona, Barcelona, Spain,
in 1995.
Since 1995, she has been with the Institute of
Microelectronics of Seville, (IMSE-CNM-CSIC),
Seville, Spain, where she is currently a Tenured
Scientist. She has been involved in several national
and international research projects with different
institutions: CEC, ESA, or ONR-NICOP. She has co-
authored over 100 papers in international journals,
books, and conference proceedings. Her research
interests include modeling and design methodologies for analog, mixed-signal,
and RF integrated circuits and reliability circuit design.
Xavier Aragones received the M.Sc. degree in
telecommunication engineering and the Ph.D. degree
(Hons.) in electronic engineering from the Univer-
sitat Politècnica de Catalunya (UPC), Barcelona,
Spain, in 1993 and 1997, respectively.
Since 1998, he has been an Associate Profes-
sor with the Department of Electronic Engineering,
UPC, where he is responsible for several graduate
courses related to microelectronic design for analog,
mixed-signal, and RF. His research interests include
effects of variability and aging on RF-ICs, substrate
noise coupling and isolation, use of temperature as a built-in observer for
RF-ICs, and front ends for RF and millimeter-wave communications.
Enrique Barajas received the M.S. degree in
telecommunications engineering from the Universi-
dad de Cantabria, Santander, Spain, in 2003, and the
Ph.D. degree (Hons.) in electronic engineering from
the Universitat Politècnica de Catalunya, Barcelona,
Spain, in 2011.
He is currently working as a Designer in CMOS
technologies.
Diego Mateo received the M.Sc. degree in telecom-
munication engineering and Ph.D. degree in elec-
tronic engineering from the Universitat Politecnica
de Catalunya (UPC), Barcelona, Spain, in 1993 and
1998, respectively.
In 2002, he was with the High-Speed and
RF Design Group, Wireless Research Laboratory,
Lucent Technologies, Bell Laboratories, Murray
Hill, NJ, USA, where he was involved in the design
of RF front ends for base stations and on the analysis
of the effects of substrate noise on RF blocks.
He is currently a Full-Time Associate Professor with the Department of
Electronic Engineering, Telecommunication Engineering School, UPC. He has
co-authored two books and many international journal and conference papers.
He holds 20 patents. His research interests include mixed-signal and RF
integrated circuits, RF characterization by thermal monitoring and aging, and
variability issues in integrated circuits.
Francisco V. Fernandez received the Ph.D. degree
in microelectronics from the University of Seville,
Seville, Spain, in 1992.
In 1993, he was as a Post-Doctoral Research
Fellow with Katholieke Universiteit, Leuven Bel-
gium. From 1995 to 2009, he was an Associate
Professor with the Department of Electronics and
Electromagnetism, University of Seville, where he
was promoted to Full Professor in 2009. He is also
the Department Head with IMSE-CNM, University
of Seville and CSIC. He has also participated as a
Researcher or the Main Researcher in numerous national and international
research and development projects. He has authored or edited 5 books and
co-authored over 250 papers in international journals and conferences. His
research interests lie in microelectronic reliability, and design and design
methodologies of analog, mixed-signal, and RF circuits.
Dr. Fernández was the Editor-in-Chief of Integration, the VLSI (Elsevier)
from 2005 to 2015. He has served as the General Chair of three international
conferences and regularly serves at the Program Committee of several
international conferences.
Montserrat Nafria is a Full Professor with
the Electronic Engineering Department, Universitat
Autonoma de Barcelona, Bellaterra, Spain. She is
currently working on the characterization and mod-
eling of the time-dependent variability of advanced
MOS devices, to develop models for circuit reli-
ability simulators. She is also interested in resis-
tive RAM and graphene-based devices. She has
co-authored over 250 research papers in scientific
journals and conferences in these fields.
